Senior SoC Timing & Design Engineer

A leading tech firm in Canada is seeking a SoC Design Engineer to develop and execute timing constraints for high-performance designs. The role requires over 10 years of ASIC implementation experience, with expertise in STA constraints and EDA tools such as Synopsys. Candidates should have strong analytical and communication skills to work effectively across teams. The position offers a competitive salary ranging from $120,000 to $150,000 annually.
#J-18808-Ljbffr