ASIC Verification Engineer - ARM

ASIC Verification Engineer

At Capgemini Engineering, the world leader in engineering services, we bring together a global team of engineers, scientists, and architects to help the world’s most innovative companies unleash their potential. From autonomous cars to life‑saving robots, our digital and software technology experts think outside the box as they provide unique R&D and engineering services across all industries. Join us for a career full of opportunities.

Where you can make a difference. Where no two days are the same.

The role is 100% remote role

We are seeking an ASIC Verification Engineer with hands‑on experience working on ARM‑related IPs such as CPU (Cortex‑A v9 architecture), GPU (Mali), Debug (CSS
600, Core Sight), etc.

• Assure the overall quality of our designs, contributing to exciting launches of wireless portable hardware at Snap.
• Maintain a strong focus on ARM IPs (CPU — Cortex‑A v9 architecture, GPU — Mali, Debug — CSS
  600, Core Sight, etc.), where your expertise will enable architectural/design reviews and rapid ramp‑up on verification of these blocks.
• Serve as an individual contributor, owning and developing the verification of our core IP blocks.
• Take ownership throughout the entire project lifecycle, including: specification reviews, verification plans, test case development, UVM environments, coverage (analysis), debugging, GLS, etc.
• Work closely with other teams to gather relevant information and share design insights to improve requirements and specifications, while also providing critical support in their debugging efforts.
• Collaborate with the global verification team to enhance processes and lead initiatives that improve design quality and strengthen verification methodologies to build a best‑in‑class verification team

• Proven (5+ years) hands‑on experience with state‑of‑the‑art verification methodologies and processes, including UVM/System Verilog, formal verification, constraint‑random verification, assertions, coverage metrics, coverage analysis, gate‑level simulation, key performance indicators testing, etc.
• Strong understanding of ARM‑related IPs is required: CPU (Cortex‑A v9 architecture), GPU (Mali), Debug (CSS
  600, Core Sight), etc.
• Hands‑on experience designing and implementing C‑based test cases to configure and test ARM IPs, along with the ability to reuse manufacturer‑provided test benches.

• Experience using and creating a UVM‑based test environment for block‑level verification, and reusing those environments at subsystem level.
• Ability to read and understand RTL code (System Verilog, Verilog, VHDL).
• Experience with revision control systems and CI/CD techniques.
• Strong interpersonal skills with the ability to collaborate across teams and work independently.
• Excellent process development, documentation, and written and verbal communication skills.

The base compensation range for this role in the posted location is $76,200 to $187,740 / year.

Capgemini provides compensation range information in accordance with applicable national, state, provincial, and local pay transparency laws. The base compensation range listed for this position reflects the minimum and maximum target compensation Capgemini, in good faith, believes it may pay for the role at the time of this posting. This range may be subject to change as permitted by law.

The actual compensation offered to any candidate may fall outside of the posted range and will be determined based on multiple factors legally permitted in the applicable jurisdiction.

These may include, but are not limited to:
Geographic location, Education and qualifications, Certifications and licenses, Relevant experience and skills, Seniority and performance, Market and business consideration, Internal pay equity.

It is not typical for candidates to be hired at or near the top of the posted compensation range.

In addition to base salary, this role may be eligible for additional compensation such as variable incentives, bonuses, or commissions, depending on the position and applicable laws.

• Pa…