×
Register Here to Apply for Jobs or Post Jobs. X

Senior ASIC DV Engineer: UVM & SystemVerilog Expert

Job in Santa Clara, Santa Clara County, California, 95053, USA
Listing for: Advanced Micro Devices
Full Time position
Listed on 2026-03-02
Job specializations:
  • Engineering
    Systems Engineer, Electronics Engineer
Salary/Wage Range or Industry Benchmark: 100000 - 125000 USD Yearly USD 100000.00 125000.00 YEAR
Job Description & How to Apply Below
A leading semiconductor company in California is seeking a high-impact MTS Design Verification Engineer to drive verification closure on complex ASIC designs. The ideal candidate will have expert-level knowledge of System Verilog and UVM, extensive debugging experience, and a Bachelor’s degree in Electrical or Computer Engineering. You will work closely with cross-functional teams and contribute to the development of next-generation networking products.

This position comes with a strong focus on collaboration and innovation in a fast-paced environment.
#J-18808-Ljbffr
Position Requirements
10+ Years work experience
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)

Job Posting Language
Employment Category
Education (minimum level)
Filters
Education Level
Experience Level (years)
Posted in last:
Salary