×
Register Here to Apply for Jobs or Post Jobs. X

Senior UVM Verification Engineer – SystemVerilog

Job in Santa Clara, Santa Clara County, California, 95053, USA
Listing for: Celestial AI
Full Time position
Listed on 2026-01-12
Job specializations:
  • Engineering
    Systems Engineer, Electronics Engineer
Salary/Wage Range or Industry Benchmark: 150000 - 200000 USD Yearly USD 150000.00 200000.00 YEAR
Job Description & How to Apply Below
A high-tech startup in California is seeking an experienced Verification Engineer proficient in System Verilog and UVM methodologies. The role involves developing robust verification strategies and enhancing the team's verification infrastructure. Candidates should have a Bachelor’s degree in electrical engineering and at least 5 years of relevant experience. The position offers a competitive salary of $–$, alongside attractive benefits and an opportunity to work with dedicated professionals in a collaborative environment.
#J-18808-Ljbffr
Position Requirements
10+ Years work experience
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)

Job Posting Language
Employment Category
Education (minimum level)
Filters
Education Level
Experience Level (years)
Posted in last:
Salary
 
Learn4Good is currently undergoing necessary server maintenance.
We hope to have the Login & Registration options back in 5 minutes, and apologize for any inconvenience.