×
Register Here to Apply for Jobs or Post Jobs. X

Associate Design Verification Engineer - UVM SystemVerilog

Job in San Jose, Santa Clara County, California, 95199, USA
Listing for: Millennium Software and Staffing Inc
Full Time position
Listed on 2026-03-12
Job specializations:
  • Engineering
    Systems Engineer
Salary/Wage Range or Industry Benchmark: 100000 - 125000 USD Yearly USD 100000.00 125000.00 YEAR
Job Description & How to Apply Below
A leading staffing and recruiting firm is seeking a Design Verification Engineer in San Jose, California. This role requires skills in UVM, UPF, VIP, System Verilog, VHDL, and SOC verification, with Python or TCL experience beneficial. The position is for contract employment aimed at Associate level candidates working in design-focused management. Ideal for those looking to enhance their expertise in a fast-paced technology environment.
#J-18808-Ljbffr
Position Requirements
10+ Years work experience
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)

Job Posting Language
Employment Category
Education (minimum level)
Filters
Education Level
Experience Level (years)
Posted in last:
Salary