Principal​/Lead Design Engineer; DCDC

Principal/Lead Design Engineer (DCDC) page is loaded## Principal/Lead Design Engineer (DCDC) remote type:
Onsite locations:
San Jose, CAtime type:
Full time posted on:
Posted 30+ Days Agojob requisition :
R-529

Monolithic Power Systems, Inc. (MPS) is one of the fastest growing companies in the Semiconductor industry. We are worldwide technical leaders in Integrated Power Semiconductors and Systems Power delivery architectures. At MPS, we cultivate creativity, are passionate about sustainability, and are committed to providing leading-edge products and innovation to our customers. Our portfolio of technology helps power our world ---come join our team and see how YOU can make a difference.
*
* Job Description:

** We are seeking an exceptional Principal Design Engineer to drive innovation and development in analog and mixed-signal ICs utilizing leading edge technologies. This role involves defining architectures, optimizing power devices, enhancing efficiency, developing loop control strategies, and collaborating with cross-functional teams for cutting-edge power management integrated circuits (PMICs). The ideal candidate will have deep expertise in DC-DC converters, power efficiency, and control systems.

Functions:
* Lead key IP development, from definition to execution to products release
* Collaborate with system/application/marketing in product definition and contribute to new concept and roadmap
* Understand project goals, create schedule and resource plan, track and monitor progress
* Evaluate intermediate results during design phase, resolve problems and propose and implement solutions
* Work with application/product/test engineering to ensure successful transfer to production
* Mentor/work with junior analog design engineers

Qualifications:

* Solid record of releasing complex IPs to products
* Extensive knowledge of IC design processes, principles and methodologies
* Good understanding of power converters such as Buck, Boost, LDOs and relevant building block such as gate drivers, comparators
* Good understanding of topologies and architectures for Constant-on-time, peak and valley current mode, multi-phase controller
* Strong analog design skills, debug of complex chip problems using intuition, bench testing and simulations
* Strong knowledge of advanced high voltage BCD technology, device physics, manufacture process and impact on system performance
* Understand of AC-DC converters, Dr MOS and SiC devices/drivers
* Understanding of LDMOS layout and robustness, ESD and EMI constrains
* Goal and product-focused, able to handle multiple projects
* Proficiency in cutting-edge design and verification tools
* Ability to take initiative and drive for results with people in different functions
* Strong analytical and interpersonal skills
* BS/MS/PhD in Electrical Engineering or equivalent and 12+ years of direct analog / mixed-signal circuit design experience.

Location:

* San Jose, CA
* MPS offers a comprehensive benefits package. We provide health care coverage, dental and vision, 401(K) with a company match, Employee Stock Purchase Program (ESPP), up to 11 company paid holidays, and 15- 20 days of paid time off depending on your tenure, generous discretionary company bonuses, and life and disability protection. Employees in sales positions may be eligible for our sales
* * incentive bonuses. Employees in certain positions may be eligible for stock compensation. For more information
* * on MPS’ benefits please view our company website at* *.
** Pay is based on market location and may vary based on factors including experience, skills, education and other job-related reasons**. The base salary range for this position in California is $180,000- $230,000.
* Monolithic Power Systems, Inc. (MPS) is an Equal Opportunity Employer and embraces diversity in our employee population. It is the policy of MPS to provide equal opportunity to all qualified applicants and employees without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, age, disability, protected veteran status or special disabled veteran, marital status, pregnancy, genetic information, or any other legally protected status.
#J-18808-Ljbffr