×
Register Here to Apply for Jobs or Post Jobs. X

Senior UVM Design Verification

Job in San Jose, Santa Clara County, California, 95199, USA
Listing for: Triple Crown
Full Time position
Listed on 2026-01-12
Job specializations:
  • Engineering
    Systems Engineer
Salary/Wage Range or Industry Benchmark: 100000 - 125000 USD Yearly USD 100000.00 125000.00 YEAR
Job Description & How to Apply Below

Triple Crown is a leading provider of hardware, embedded, software, and mechanical engineering talent. Businesses and technology teams, from Fortune 500 enterprises to emerging startups, rely on our ability to rapidly place the developers, architects, coders, and designers who engineer digital transformation and growth.

Job Type: Contract

Duration: 6+ Months

Location: Onsite in San Jose, CA

Requirement: 8+ years of relevant experience

We are seeking an experienced Senior ASIC Design Verification Engineer to lead verification efforts for advanced AI and compute chiplet technologies. In this role, you’ll architect, build, and execute comprehensive verification environments from the ground up — ensuring performance, reliability, and scalability across high-performance fabric and interconnect systems.

You’ll work closely with cross-functional teams across design, architecture, and firmware to validate cutting‑edge SoC designs used in next‑generation AI platforms.

Responsibilities
  • Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, or related field
    .
  • 7–10+ years of hands‑on experience in ASIC or SoC design verification
    .
  • Proven expertise in test plan creation, simulation environment setup, debugging, and coverage closure
    .
  • Lead verification planning and execution for fabric‑level and full‑chip designs, ensuring thorough validation across all design hierarchies.
  • Collaborate with architecture, firmware, and design teams to develop detailed test plans that align with design specifications and performance goals.
  • Architect and implement test benches from scratch using System Verilog/UVM methodologies.
  • Develop constrained‑random stimulus generation
    , intelligent checkers, scoreboards, and assertions to ensure design correctness and coverage completeness.
  • Create and maintain scalable verification flows
    , including automated regression and coverage‑driven methodologies.
  • Contribute to code reviews, feature verification tracking, and structured agile sprint processes to drive verification excellence.
Skills
  • SoC
  • UVM
  • Health, Dental and Vision Insurance
  • 401k
Seniority level

Mid‑Senior level

Employment type

Contract

Industry

Semiconductor Manufacturing

Referrals increase your chances of interviewing at Triple Crown by 2x

Get notified about new Design Specialist jobs in San Jose, CA
.

#J-18808-Ljbffr
Position Requirements
10+ Years work experience
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)

Job Posting Language
Employment Category
Education (minimum level)
Filters
Education Level
Experience Level (years)
Posted in last:
Salary