×
Register Here to Apply for Jobs or Post Jobs. X

Senior SystemVerilog​/UVM Verification Architect

Job in San Francisco, San Francisco County, California, 94199, USA
Listing for: Chiparama
Full Time position
Listed on 2026-03-01
Job specializations:
  • Engineering
    Systems Engineer, Electronics Engineer, Hardware Engineer, Software Engineer
Salary/Wage Range or Industry Benchmark: 80000 - 100000 USD Yearly USD 80000.00 100000.00 YEAR
Job Description & How to Apply Below
A leading technology company in San Francisco is seeking an experienced Verification Engineer to develop test plans, build verification environments, and ensure functional correctness of complex hardware IPs and SoCs. The ideal candidate will have deep expertise in System Verilog/UVM verification methodologies and experience with simulation and formal verification. This role demands strong analytical skills and offers the chance to work on cutting-edge designs with a focus on both hardware and software teams.
#J-18808-Ljbffr
Position Requirements
10+ Years work experience
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)

Job Posting Language
Employment Category
Education (minimum level)
Filters
Education Level
Experience Level (years)
Posted in last:
Salary