×
Register Here to Apply for Jobs or Post Jobs. X

ASIC Senior Design Engineer

Job in Roseville, Placer County, California, 95678, USA
Listing for: Hewlett Packard Enterprise Company in
Full Time position
Listed on 2026-03-06
Job specializations:
  • Engineering
    Systems Engineer, Electrical Engineering
Salary/Wage Range or Industry Benchmark: 125000 - 150000 USD Yearly USD 125000.00 150000.00 YEAR
Job Description & How to Apply Below

This role has been designed as ''Onsite' with an expectation that you will primarily work from an HPE office.

Who We Are:

Hewlett Packard Enterprise is the global edge-to-cloud company advancing the way people live and work. We help companies connect, protect, analyze, and act on their data and applications wherever they live, from edge to cloud, so they can turn insights into outcomes at the speed required to thrive in today's complex world. Our culture thrives on finding new and better ways to accelerate what's next.

We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good. If you are looking to stretch and grow your career our culture will embrace you. Open up opportunities with HPE.

Job Description:

Job Family Definition:

Designs, analyzes, develops, modifies and evaluates VLSI components and hardware systems. Determines architecture and logic design, design verification through software developed for component and system simulation, and builds physical implementations through development of multidimensional designs involving the layout of complex integrated circuits. Analyzes designs to establish operating data, conducts experimental tests and evaluates results to enable prototype and production VLSI solutions.

May direct support personnel in the preparation of detailed design, design testing and prototype fabrication.

Contributions impact technical components of HPE products, solutions, or services regularly and sustainable. Applies advanced subject matter knowledge to solve complex business issues and is regarded as a subject matter expert. Provides expertise and partnership to functional and technical project teams and may participate in cross-functional initiatives. Exercises significant independent judgment to determine best method for achieving objectives. May provide team leadership and mentoring to others.

We are looking for a Senior RTL Design Engineer to join our HPE Networking ASIC organization. As part of our fast-paced chip design group, you will become an expert in building high-speed ASICs, from specifications to final netlist. We give you opportunities to work on complex blocks where you can challenge yourself and grow. You will have a significant opportunity to interact with system design teams across geographies.

Open communications, empowerment, innovation, teamwork, and customer success are the foundations of team culture. Thus, you set your own limits for learning, achievements, and rewards.

Responsibilities:
  • Architect complex modules and subsystems used in high performance networking chips.
  • Write detailed functional as well as the micro-architecture specification for your module that meets power/area/performance targets.
  • Implement the design using Verilog or System Verilog
  • Write functional coverage/SVA to help verification catch corner case bugs.
  • Make sure your module meets the power targets by using state-of-the-art power reduction techniques during architecture and implementation phases.
  • Work with Physical design team for optimal floorplan and timing closure. Identify and fix timing in RTL to meet the frequency target.
  • Work with the Verification team to make sure your block is fully validated.
  • Provide guidance and mentoring to new college-grad engineers and interns.
Recommended skills
  • Bachelor's degree in Electrical Engineering required (Master's strongly desired) with 10+ years of relevant experience.
  • Strong analytical/ problem solving skills.
  • Demonstrated skills in leading and implementing high performance modules from specification to final netlist.
  • Knowledge of Computer Architecture/networking protocols through prior work is strongly desired.
  • Strong coding skills in Verilog/System Verilog through previous work experience are necessary.
  • Knowledge of synthesis/lint and other state-of-the-art EDA tools used in typical ASIC development process is highly desired.
  • Excellent written and verbal communications skills is necessary.
  • Knowledge of Perl/Python is strongly desired.
What We Can Offer You:

We strive to provide our team members and their loved ones with a comprehensive suite of benefits that supports their physical, financial and emotional wellbeing.

Personal & Professional Development

We also invest in your career because the better you are, the better we all are. We have specific programs catered to helping you reach any career goals you have - whether you want to become a knowledge expert in your field or apply your skills to another division.

Unconditional Inclusion

We are unconditionally inclusive in the way we work and celebrate individual uniqueness. We know varied backgrounds are valued and succeed here. We have the flexibility to manage our work and personal needs. We make bold moves, together, and are a force for good.

Let's Stay Connected:

Follow @HPECareers on Instagram to see the latest on people, culture and tech at HPE.

#United States

Job: Engineering

Job Level:

The expected…

Position Requirements
10+ Years work experience
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)

Job Posting Language
Employment Category
Education (minimum level)
Filters
Education Level
Experience Level (years)
Posted in last:
Salary