Sr. EDA Tools Engineer - ESD

#
** Welcome!**## .Sr. EDA Tools Engineer - ESD page is loaded## Sr. EDA Tools Engineer - ESDlocations:
US, Oregon, Hillsboro:
US, California, Santa Clara:
US, Texas, Austin:
US, Arizona, Phoenix time type:
Full time posted on:
Posted Yesterday job requisition :
JR0280046#
** Job Details:**##

Job Description:

This position is within the Design Technology Platform (DTP) organization. At Intel, DTP is one of the key pillars enabling Intel to deliver winning products in the marketplace. The PERC ESD development team within this organization is looking for individuals who will be responsible to develop PERC ESD rule decks for latest Intel technologies. Your work will directly enable design teams to get to market faster with leadership products on cutting edge technologies.

As part of the DTP/Process Design Kit (PDK) group, you will join a highly motivated team of top-notch engineers solving challenging technical problems enabling PDKs for Intel's most advanced process technologies and drive PDKs towards industry standard methods and ease of use for the end customers.

** Responsibilities:
*** Develop ESD/LU rule decks aligned with the ESD Design Rule Manual (DRM) and reliability requirements.
* Create and maintain reliability ESD and LU design rule methodologies and specifications.
* Collaborate with internal design, reliability, and CAD teams as well as external EDA vendors to define and implement new tool features and requirements.
* Build and execute test cases for rule debugging, validation, and signoff.
* Define QA requirements and drive related automation to improve robustness and efficiency of rule checks.
* Lead innovation initiatives to enhance existing ESD/LU verification automation, tools, and methodologies.
* Identify and analyze ESD/LU design problems, define root causes, and drive practical solutions across teams.##
*
* Qualifications:

** You must possess the below minimum qualifications to be initially considered for this position. Preferred qualifications are in addition to the minimum requirements and are a plus factor in identifying top candidates.
Experience listed below would be obtained through a combination of your schoolwork/classes/research and/or relevant previous job and/or internship experiences
** Minimum Qualification
*** Master's degree or PhD in Electrical Engineering or Computer Engineering.
* 3+ years of relevant industry experience in physical design verification (reliability, device physics, process technology, and design rules, extraction or related domains).
* 2+ years' experience with ESD PERC rule decks/runset development and debugging (or equivalent reliability/DRC tools).
* 2+ years' experience in scripting (e.g., Python, Tcl, Perl, or similar) for QA and flow automation.
** Preferred Requirements:
*** Creative, independent, and "out of the box" thinker with strong analytical and problem-solving abilities.
* Strong knowledge of ESD/LU Pre Si models (HBM, CDM), I/O design, and related methodologies.
* Strong attention to detail and excellent organization skills.
* Ability to connect the dots across domains and propose cross disciplinary optimal solutions.
* Self-drive with strong leadership skills; able to influence and align internal and external stakeholders.
* Excellent written and verbal communication skills; able to present complex technical concepts clearly and concisely.
* Proven success working with cross functional and cross site teams, with the ability to influence multiple internal and external partners.
* Demonstrated ability to work in a fast paced, team-oriented environment and drive issues to closure.
* Proven ability to work effectively in a dynamic, team-oriented environment.
* Experience driving cross functional and industry wide initiatives or task forces.
** Benefits at Intel
** Our total rewards package goes above and beyond just a paycheck. Whether you're looking to build your career, improve your health, or protect your wealth, we offer generous benefits to help you achieve your goals. Go to  for details of benefits available to you. Intel reserves the right to modify, change or discontinue benefit plans at any time in its sole discretion.##

Job Type:Experienced Hire##

Shift: Shift 1 (United States of America)## Primary

Location:

US, Oregon, Hillsboro## Additional Locations:

US, Arizona, Phoenix, US, California, Santa Clara, US, Texas, Austin## Business group:

Intel Foundry strives to make every facet of semiconductor manufacturing state-of-the-art while delighting our customers -- from delivering cutting-edge silicon process and packaging technology leadership for the AI era, enabling our customers to design leadership products, global manufacturing scale and supply chain, through the continuous yield improvements to advanced packaging all the way to final test and assembly. We ensure our foundry customers' products receive our utmost focus in terms of service, technology enablement and capacity commitments.

Employees in the Foundry Technology Manufacturing are part of a worldwide factory…