×
Register Here to Apply for Jobs or Post Jobs. X

ASIC Design Engineer Irvine, CA

Job in Ottawa, Ontario, Canada
Listing for: Celero Communications, Inc.
Full Time position
Listed on 2026-02-28
Job specializations:
  • Engineering
    Systems Engineer, Electronics Engineer, Electrical Engineering, Hardware Engineer
Salary/Wage Range or Industry Benchmark: 150000 - 250000 CAD Yearly CAD 150000.00 250000.00 YEAR
Job Description & How to Apply Below
Position: ASIC Design Engineer - Staff | Irvine, CA

Celero Communication Inc. is an exciting and fast-growing start-up in the semiconductor industry, pushing boundaries with innovative technologies that power the world’s most advanced AI and data center infrastructure.

Celero is seeking skilled and motivated ASIC Design Engineers to join our team and contribute to the development of optical transceivers for next‑generation optical modems. The ideal candidate will play a crucial role in designing and developing ASICs for cutting‑edge technologies.

Key Responsibilities
  • Design and implement digital circuits using HDL (Verilog/System Verilog).
  • Perform synthesis, timing analysis, Lint, formal equivalence, Clock Domain Crossing (CDC) analysis.
  • Optimize designs for performance, power, and area (PPA) requirements.
  • Perform RTL simulation and verification to ensure design functionality.
  • Participate in design reviews and provide technical guidance to team members.
  • Collaborate with cross‑functional teams on system integration and validation.
Qualifications
  • Bachelor’s or higher degree in Electrical Engineering, Computer Engineering, or a related field.
  • 3+ years of experience in digital design and verification.
  • Proficiency in HDLs such as Verilog or System Verilog.
  • Strong understanding of digital design principles and methodologies.
  • Familiarity with ASIC design flow and experience with ASIC design tools.
  • Knowledge of low‑power design techniques.
  • Familiarity with verification methodologies (e.g., UVM, formal verification).
  • Excellent problem‑solving, strong communication, and teamwork skills.
Preferred Skills
  • Strong knowledge of Digital Signal Processing (DSP), Digital Communication, and Forward Error Correction (FEC) techniques.
  • Experience with scripting languages (e.g., Python, Tcl).
  • Understanding of Optical Communication Standards is a plus.
  • Ability to multitask and adapt to a fast‑paced, dynamic environment.
Salary Range

$150,000 - $250,000 Base Annually
The final offer will be determined based on job‑related skills, experience, qualifications, and location.

As set forth in Celero Communications, Inc.’s Equal Employment Opportunity policy, we do not discriminate on the basis of any protected group status under any applicable law.

#J-18808-Ljbffr
Note that applications are not being accepted from your jurisdiction for this job currently via this jobsite. Candidate preferences are the decision of the Employer or Recruiting Agent, and are controlled by them alone.
To Search, View & Apply for jobs on this site that accept applications from your location or country, tap here to make a Search:
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)

Job Posting Language
Employment Category
Education (minimum level)
Filters
Education Level
Experience Level (years)
Posted in last:
Salary