Remote Senior SoC Verification Engineer – UVM​/SystemVerilog

An innovative firm is seeking a Senior SoC Design Verification Engineer to join their remote team. This role involves hands-on functional verification of complex SoCs using UVM and System Verilog, where you'll collaborate with a skilled group of engineers. You'll develop test plans, write test benches, and debug designs, ensuring high-quality outputs. The ideal candidate will have extensive experience in SoC verification and a strong educational background in engineering.

Join this forward-thinking company to make a significant impact in the tech industry while enjoying the flexibility of remote work and a comprehensive benefits package.
#J-18808-Ljbffr