THW Client Co-op
Listed on 2026-03-01
-
Engineering
Systems Engineer
Overview
Ciena is the global leader in high-speed connectivity with a people-first culture. We prioritize a flexible work environment that supports individual growth, well-being, and belonging, while driving meaningful social, community, and societal impact.
The Opportunity4 or 8 month work term (May-Aug 2026 or May-Dec 2026).
How You Will ContributeAs a successful candidate, you will work within the ASIC IP team with other design and verification engineers, performing digital ASIC design and verification of the Client sub-systems and cores.
The Client team crafts, develops, and tests the client protocol mapping IP of Ciena's industry-leading Wavelogic coherent engine Chipsets. Wavelogic ASICs are widely used in Ciena products and are a main contributor to Ciena's success.
During your coop term in our team, you will learn about many aspects of digital ASIC development such as our design and verification environment, prototype development, and development automation. You will be assigned well-defined tasks that allow you to contribute to our team and broaden your knowledge and gain experience in optical networking and digital ASIC development.
RTL design and verification of digital blocks, cores, and subsystems for ASIC products and FPGA-based validation. You will gain in-depth knowledge of many communications standards from IEEE 802.3, ITU, and OIF, as well as understanding system-wide concepts.
Work as a team member responsible for the design and verification of complex digital blocks and subsystems.
Implement and verify digital designs using System Verilog/UVM.
The Must Haves- Good academic standing in a Bachelor's degree program in Electrical Engineering or Computer Engineering
- Previous experience with ASIC or FPGA development, and knowledge of System Verilog, Verilog, VHDL and Python
- Strong verbal and technical writing skills
- Self-motivated, and the ability to work independently as well as in a team environment
- Knowledge of OTN, Ethernet, and other Optical Networking standards
- Strong problem solving and debugging skills
- Experience working in a Linux environment
The hourly pay range for this position is $27.00 - $37.50.
Pay ranges at Ciena are designed to accommodate variations in knowledge, skills, experience, market conditions, and locations, reflecting our diverse products, industries, and lines of business. Please note that the pay range information provided in this posting pertains specifically to the primary location, which is the top location listed in case multiple locations are available.
In addition to competitive compensation, Ciena offers students access to the Employee Assistance Program (EAP), company-paid holidays, paid sick leave, and vacation pay as required by applicable laws.
ExtrasNot ready to apply? Join our Talent Community to get relevant job alerts straight to your inbox.
At Ciena, we are committed to building an environment where our employees feel respected, valued, and heard. We value diversity and do not tolerate any form of discrimination. Ciena is an Equal Opportunity Employer, including disability and protected veteran status. If contacted in relation to a job opportunity, please advise Ciena of any accommodation measures you may require.
#J-18808-Ljbffr(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).