Principal Design Engineer

Overview

Join to apply for the Principal Design Engineer role at Microsoft
.

Microsoft Silicon, Cloud Hardware, and Infrastructure Engineering (SCHIE) is the team behind Microsoft’s expanding Cloud Infrastructure and responsible for powering Microsoft’s “Intelligent Cloud” mission. SCHIE delivers core infrastructure and foundational technologies for Microsoft's over 200 online businesses including Bing, MSN, Office 365, Xbox Live, Teams, One Drive, and the Microsoft Azure platform globally with our server and data center infrastructure, security and compliance, operations, globalization, and manageability solutions.

Our focus is on smart growth, high efficiency, and delivering a trusted experience to customers and partners worldwide and we are looking for passionate engineers to help achieve that mission.

As Microsoft's cloud business grows, the ability to deploy new offerings and hardware infrastructure on time, in high volume, with high quality and lowest cost is paramount. The AI Silicon Engineering (AISiE) team defines and delivers operational measures of success for hardware manufacturing, improving planning, quality, delivery, scale and sustainability related to Microsoft cloud hardware. We seek engineers with a dedication to customer-focused solutions, insight, and industry knowledge to envision and implement future technical solutions that will manage and optimize the Cloud infrastructure.

We are looking for a Principal Design Engineer to join the team.

Microsoft’s mission is to empower every person and every organization on the planet to achieve more. We value respect, integrity, accountability, and inclusion where everyone can thrive at work and beyond.

• Establish yourself as an integral member of a digital logic design team for the development of AI components with focus on micro-architectural based functions and features.
• Be responsible for the logic design/RTL entry, design quality including Lint, Clock Domain Crossing (CDC), Reset Domain Crossing (RDC), power, and timing closure of high-performance digital IP.
• Collaborate with the verification team to ensure the implementation meets architectural and micro-architectural intent.
• Interface with physical design (PD), design for test (DFT), and other teams to optimize tradeoffs within the design.
• Provide technical leadership through mentorship and teamwork.
• Embody our culture and values.

• Doctorate in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 3+ years technical engineering experience
• OR Master’s Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 6+ years technical engineering experience
• OR Bachelor’s Degree in Electrical Engineering, Computer Engineering, Computer Science, or related field AND 8+ years technical engineering experience
• OR equivalent experience.
• 6+ years expertise in digital logic design including microarchitecture specification development, RTL coding in Verilog/System Verilog, design verification collaboration, and CDC/Lint closure.
• 6+ years of experience in synthesis, timing constraints, power/performance/area (PPA) trade-offs and post-silicon debug.

• Ability to meet Microsoft, customer and/or government security screening requirements are required for this role. These requirements include, but are not limited to, the following specialized security screenings:
• Microsoft Cloud Background Check:
  This position will be required to pass the Microsoft Cloud background check upon hire/transfer and every two years thereafter.

• 15+ years of experience in logic design delivering complex solutions
• 10+ years of experience in one or more of the following – floating point arithmetic and datapath design, DMA design, subsystem designs/integration, or custom logic design
• 5+ years of experience leading logic design teams
• Multiple successful ASIC tape outs in deep sub-micron technologies
• Experience with scripting languages such as Python or Perl
• Experience debugging designs as well as simulation environment
• Knowledge of verification principles, test benches, UVM, and coverage
• Experie…