×
Register Here to Apply for Jobs or Post Jobs. X

Design Verification Engineer – SoC​/IP DV; SystemVerilog​/UVM

Job in Los Angeles, Los Angeles County, California, 90079, USA
Listing for: Apple
Full Time position
Listed on 2026-01-25
Job specializations:
  • Engineering
    Software Engineer, Engineering Design & Technologists, Systems Engineer, Electronics Engineer
Job Description & How to Apply Below
Position: Design Verification Engineer – SoC/IP DV (SystemVerilog/UVM)
A leading technology company in California seeks a Design Verification Engineer to be part of a dynamic team focused on crafting innovative products. The role entails conducting pre-silicon verification, developing test plans, and enhancing verification methodologies using cutting-edge technology. Ideal candidates should possess strong skills in System Verilog, UVM, and OOP, with the ability to thrive in a fast-paced environment that encourages creative problem-solving.

Comprehensive benefits are offered, including medical coverage, retirement plans, and employee stock programs.
#J-18808-Ljbffr
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)

Job Posting Language
Employment Category
Education (minimum level)
Filters
Education Level
Experience Level (years)
Posted in last:
Salary