Chip Architect

We are seeking a talented Chip Architect to join our ACS team which develops cutting edge ASSP ICs. This individual will play a key role in architecting mixed-signal chips, partitioning digital and analog design blocks to optimize functionality and performance, especially for high-speed clock and data paths, and to drive best-practices in Design for Verification and Design for Test.

This individual will:

* Work with our customers, systems, analog/digital design, layout, verification, and test/validation teams to define the chip architecture to meet all project requirements.

* Own the chip top-level integration. Drive the integration process from architectural definition through PG, ensuring robust functionality, parametric compliance, and on-time first-pass success.

* Partition functionality between analog and digital domains according to best-practices, to be rigorously verifiable (Design for Verification), and to be testable (Design for Test).

* Architect high-speed clock and data paths across analog and digital domains to meet chip performance objectives and to allow for robust sign-off. Define the methodology for sign-off of clock and data paths across analog and digital domains (e.g. CDC, RDC, formal, extractions, STA, margining, jitter, cross-talk, EMIR, aging, GLS, DMS, AMS, Spectre and Xcelium simulations, etc.).

* Enable rigorous DMS and AMS verification through design partitions that are friendly to modeling, and by driving a rigorous block modeling methodology. Create and maintain models and/or drive model creation with stakeholders. Create and maintain flows to manage netlisting and config hierarchy selection for AMS and DMS flows (e.g. schematic netlist, real-number model, simple logical model, Verilog-AMS electrical or wreal model, RTL, Gates/SDF, etc.).

* Define block handoff requirements and acceptance checks for analog IP and digital IP. Drive sign-off checks. Increase the use of automation to ensure consistency in results and to reduce manual effort.

* Effectively work with project management and cross-functional team members to ensure all project deliverables meet requirements and schedules, and to ensure smooth integration according to plan.

Minimum requirements:

* 10+ years of experience as a digital designer, including 5+ years as a design lead.

* A thorough understanding of digital logic design, timing, and the Verilog and System Verilog languages.

* Experience in design and verification of high-speed clock and data paths, including sign-off checks such as CDC, RDC, STA, and GLS.

* Solid understanding of analog design, and the capability to explain operation at schematic-level.

* Strong understanding of mixed-signal and digital verification flows (AMS / DMS / TLDV / DDV), and modeling of analog blocks.

* Strong leadership, communication, cross-team collaboration skills, and customer-facing skills.

* Strong analytical and problem-solving skills.

* Ability to work in a fast-paced and rapidly-changing environment.

Preferred qualifications:

* Experience as a chip architect or integration lead, or experience of closely working with individuals in these roles.

* Experience in design or verification of PLLs, DLLs, and clock/data recovery (CDR) circuits.

* Direct experience as a systems engineer, or experience of closely working with a systems engineer or a systems architect.

* Experience in modeling analog blocks such as real-number modeling (System Verilog EEnet or Verilog-AMS wreal), logical modeling (Verilog, System Verilog), or electrical modeling (Verilog-AMS).

* Experience with top-level timing closure across digital and analog boundaries.

* Experience with creating and maintaining chip schematics/symbols in Cadence Virtuoso.

Minimum requirements:

* 10+ years of experience as a digital designer, including 5+ years as a design lead.

* A thorough understanding of digital logic design, timing, and the Verilog and System Verilog languages.

* Experience in design and verification of high-speed clock and data paths, including sign-off checks such as CDC, RDC, STA, and GLS.

* Solid understanding of analog design, and the capability to explain operation at schematic-level.

* Strong understanding of mixed-signal and digital verification flows (AMS / DMS / TLDV / DDV), and modeling of analog blocks.

* Strong leadership, communication, cross-team collaboration skills, and customer-facing skills.

* Strong analytical and problem-solving skills.

* Ability to work in a fast-paced and rapidly-changing environment.

Preferred qualifications:

* Experience as a chip architect or integration lead, or experience of closely working with individuals in these roles.

* Experience in design or verification of PLLs, DLLs, and clock/data recovery (CDR) circuits.

* Direct experience as a systems engineer, or experience of closely working with a systems engineer or a systems architect.

* Experience in modeling analog blocks such as real-number modeling (System Verilog EEnet or Verilog-AMS wreal), logical modeling (Verilog, System Verilog), or…