×
Register Here to Apply for Jobs or Post Jobs. X

EMIR Engineer II, Annapurna Labs - Cloud Scale Machine Learning; AWS

Job in Cupertino, Santa Clara County, California, 95014, USA
Listing for: Amazon
Full Time position
Listed on 2026-02-24
Job specializations:
  • Engineering
    Systems Engineer, Electrical Engineering, Electronics Engineer
Salary/Wage Range or Industry Benchmark: 125000 - 150000 USD Yearly USD 125000.00 150000.00 YEAR
Job Description & How to Apply Below
Position: EMIR Engineer II, Annapurna Labs - Cloud Scale Machine Learning (AWS)

Our Machine Learning Acceleration (MLA) team develops the Inferentia and Trainium SoCs that are used to power today’s AI workloads in datacenters all around the world. As a Sr. SoC EMIR Engineer, you’ll contribute to the EMIR sign‑off of our SoCs and help maintain a high bar on quality.

We’re searching for an experienced EMIR engineer with a proven track record of handling challenges  this role, you’ll be working directly with architects, designers, verification engineers, power integrity engineers and physical design experts – defining best practices in power grid design, developing test cases & vectors to model demand currents accurately, modeling & signing‑off EMIR taking into account board and package impact, advancing the state‑of‑the‑art in EMIR analysis and modeling.

Key

job responsibilities
  • Design & analyze power grids
  • Setup flows for EMIR analysis
  • Run EMIR analysis for large subsystems, So Cs
  • Partner with EDA tool vendors to develop / evaluate new methodologies for EMIR analysis
  • Develop and maintain dashboards for EMIR rollups
  • Work with designers, architects, Verification engineers and Physical Design engineers to develop vectors for IR analysis, Thermal analysis and power estimation
A day in the life
  • Design and evaluate power grids
  • Work with designers, architects and verification engineers to come up with worst‑case vectors for power and IR analysis
  • Root cause causes of low annotation or low switching coverage with vectors
  • Develop & maintain dashboards to track EMIR status
  • Root cause causes of IR drop and suggest solutions to fix
  • Combine IR analysis of SoC with IR at board and package level (concurrent IR analysis)
  • Do post‑silicon power measurements and correlate with simulation
  • Innovate on ways to model VR, board and package impact on voltage drop more accurately
  • Partner with EDA tool vendors to develop / evaluate new methodologies for EMIR analysis
About the team

We are a start‑up like team where no‑one says “this is not my job” and you won’t find anyone telling you to stay in your lane. This is a fast‑paced, intellectually challenging position, and you’ll work with thought‑leaders in multiple technology areas. We encourage collaboration and teamwork with multiple teams and engineers including architects, RTL designers, Verification engineers, Physical Design engineers, Emulation engineers and software engineers.

Basic

Qualifications
  • Experience identifying bugs in architecture, algorithms, functionality, and performance with strong overall debugging skills
  • Experience verifying at multiple levels of logic from IP blocks to SoCs to full system testing
  • Bachelor’s degree in Electrical Engineering or a related field, or experience in RTL coding and debug, as well as performance, power, area analysis and trade‑offs
  • Experience with a scripting language such as Power Shell, Python, Bash, Perl, Ruby or similar
  • Expert on EMIR analysis tools like Redhawk‑SC or Voltus or similar
  • Deep, circuit‑level understanding of power, EM and IR
  • Good understanding of Physical Design, EM/IR, Power Integrity, and Thermal at the die, package, board, and server level
Preferred Qualifications
  • Master’s degree in Electrical or Communications Engineering or a related field
  • Experience with formal verification techniques including abstraction and end‑to‑end checking
  • Experience with ARM and various DSP ISAs
  • Familiarity with Make or similar for automation of EMIR rollups
  • Experience with RTL design (System Verilog)
  • Experience with PnR tools (Fusion Compiler or Innovus)
  • Familiarity with Power analysis tools (Prime Power or similar)
  • Familiarity with timing analysis tools (Prime Time or similar)
  • Some experience with lab equipment and capable of doing lab power analysis

Amazon is an equal‑opportunity employer and does not discriminate on the basis of protected veteran status, disability, or other legally protected status. Our inclusive culture empowers Amazonians to deliver the best results for our customers. If you have a disability and need a workplace accommodation or adjustment during the application and hiring process, please visit (Use the "Apply for this Job" box below). for more information. If the country/region you’re applying in…

To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)

Job Posting Language
Employment Category
Education (minimum level)
Filters
Education Level
Experience Level (years)
Posted in last:
Salary