×
Register Here to Apply for Jobs or Post Jobs. X

ASIC STA Engineer: Timing & SoC Verification

Job in Cupertino, Santa Clara County, California, 95014, USA
Listing for: Apple Inc.
Full Time position
Listed on 2025-11-29
Job specializations:
  • Engineering
    Systems Engineer
  • IT/Tech
    Systems Engineer
Salary/Wage Range or Industry Benchmark: 147400 - 272100 USD Yearly USD 147400.00 272100.00 YEAR
Job Description & How to Apply Below
A leading technology company in Cupertino is seeking an ASIC STA Engineer to manage timing closure in SOC design. The role involves developing timing methodologies and collaborating with multifunctional teams to resolve complex issues. Candidates should have a Bachelor's Degree and 3 years of related experience, along with strong digital design fundamentals and proficiency in scripting. This position offers competitive compensation and comprehensive benefits.
#J-18808-Ljbffr
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)

Job Posting Language
Employment Category
Education (minimum level)
Filters
Education Level
Experience Level (years)
Posted in last:
Salary