×
Regístrese Aquí para solicitar empleo o publicarlo X

Senior Design Verification Engineer - Data Fabric Systems

Trabajo disponible en: 08001, Barcelona, Cataluna, España
Empresa: Jordan martorell s.l.
Tiempo completo posición
Publicado en 2026-01-18
Especializaciones laborales:
  • Ingeniería
    Ingeniero de sistemas, Ingeniero de Software
Rango Salarial o Referencia de la Industria: 50000 - 70000 EUR Anual EUR 50000.00 70000.00 YEAR
Descripción del trabajo

We are passionate about transforming lives through cutting-edge technology, enriching industries, communities, and the world. Our mission is to create exceptional products that drive next-generation computing experiences, serving as the foundation for data centers, artificial intelligence, PCs, gaming, and embedded systems.

At the core of our mission lies a culture of innovation. We challenge boundaries to solve some of the world's most critical problems. We are committed to execution excellence, fostering a culture of openness, humility, collaboration, and inclusivity, valuing diverse perspectives along the way.

As Design Verification Engineer, you will join a leading-edge team responsible for the verification of advanced interconnect systems in state‑of‑the‑art microprocessors. This role focuses on ensuring the functionality, performance, and reliability of high‑bandwidth data communication architectures.

We are looking for someone who has a passion for modern, complex processor architecture, digital design, and verification in general. Who is a team player and has good communication skills, strong analytical and problem‑solving skills and is willing to learn and ready to accept challenges.

Responsibilities
  • Perform pre‑Silicon Verification of next generation high performance Microprocessor designs and related IPs
  • Develop, document and execute on verification test plans at unit level of design hierarchy
  • Develop high level language testbench components including stimulus drivers, behavioral models, monitors and checkers in System Verilog
  • Develop, simulate and debug directed/random stimulus to ensure design functionality according to specifications
Qualifications
  • Minimum of 5 years experience in Digital Design Verification
  • Strong skills with System Verilog and UVM. Good skills with Verilog
  • Exposure to both maintaining an existing Verification Environment as well as creating one from scratch
  • Experience with functional verification tools by VCS, Cadence, Mentor Graphics
  • Experience working in a Unix/Linux environment

📍 Barcelona 🏢 G4 Group Architecture, Engineering and Design

#J-18808-Ljbffr
Requisitos del puesto
10+ años Experiencia laboral
Tenga en cuenta que actualmente no se aceptan solicitudes desde su jurisdicción. Las preferencias de los candidatos son decisión del empleador o del agente reclutador.
Para buscar, ver y solicitar empleos que acepten solicitudes de su ubicación o país, toque aquí para realizar una búsqueda:
 
 
 
Busque más trabajos aquí:
(Ingrese pocas palabras para obtener mejores resultados)
Localización
Increase search radius (miles)

Idioma de la publicación
Categoría de empleo
Nivel educativo
Filtros
Nivel Educativo
Experiencia profesional mínima para el empleo (años)
Publicado en los últimos:
Salario