Principal Firmware Engineer

Role Overview

At Cadence, we hire and develop leaders and innovators who want to make an impact on the world of technology.

• Develop firmware for DDR5 PHY using microcontrollers.
• Develop firmware in C, typically involving bare‑metal programming and low‑level APIs on microcontrollers.
• Collaborate with hardware designers and memory subsystem architects to derive training algorithms and implement them.
• Collaborate with the verification team to deduce firmware‑hardware co‑verification plan.
• Develop and debug firmware in RTL‑based hardware simulations (C + Verilog simulations).
• Develop and debug on silicon bring‑up boards.

• Good knowledge of the DDR5 JEDEC specification and different DIMM configurations and specifications.
• Relevant experience in developing bare‑metal firmware for high‑speed Ser Des or memory interface physical layer blocks.
• Strong knowledge of C programming language for embedded software development and use of relevant IDE.
• Comfortable debugging RTL simulations involving firmware and microcontroller subsystem.
• Good knowledge of Shell, Perl, Python, or TCL scripting.
• Good experience with verification EDA tools such as simulators and waveform viewers.

Cadence is committed to equal employment opportunity throughout all levels of the organization. Read the policy ().

All qualified applicants will receive consideration for employment without regard to race, color, sex, age, national origin, religion, sexual orientation, gender identity, status as a veteran, basis of disability, or any other protected class.