×
Register Here to Apply for Jobs or Post Jobs. X

Timing Design Engineer

Job in Austin, Travis County, Texas, 78716, USA
Listing for: Apple Inc.
Full Time position
Listed on 2026-01-13
Job specializations:
  • Engineering
    Manufacturing Engineer, Engineering Design & Technologists, Electronics Engineer, Quality Engineering
Salary/Wage Range or Industry Benchmark: 100000 - 140000 USD Yearly USD 100000.00 140000.00 YEAR
Job Description & How to Apply Below

Apple is where individual imaginations gather together, committing to the values that lead to great work. Every new product we build, service we create, or Apple Store experience we deliver is the result of us making each other’s ideas stronger. That happens because every one of us shares a belief that we can make something wonderful and share it with the world, changing lives for the better.

It’s the diversity of our people and their thinking that encourages the innovation that runs through everything we do. When we bring everybody in, we can do the best work of our lives. Here, you’ll do more than join something — you’ll add something.

Description

As an ASIC STA Engineer, you will have responsibilities spanning all aspects of SoC design in terms of timing. Key responsibilities include timing sign-off, STA and sign-off flow development, ownership of IP and block level timing constraints both for regular and custom timing requirements from synthesis to sign-off to achieve sign-off quality timing constraints. You will closely interact with RTL designer to understand design intent and clock structure, with CAD to understand and develop flow, and with Physical design team to close and sign-off timing.

You will also come up with ideas and plans to verify your own timing constraints. You will innovate timing constraints and flow to facilitate timing closure and any potential pessimism or fall outs in timing analysis.

Minimum Qualifications
  • BS degree in technical discipline with minimum 3 years of proven experience.
Preferred Qualifications
  • This position requires detailed knowledge of the ASIC design timing closure flow and methodology.
  • The ideal candidate will have at least 2+ years of experience in writing ASIC timing constraints and timing closure, expertise in STA tools (Primetime) and flow, knowledge of timing corners/modes, process variations and signal integrity related issues, hands on experience in timing/SDC constraints generation and management, proficient in scripting languages (Tcl and Perl), Familiarity with synthesis, DFT and backend related methodology and tools.
  • Strong communication skills are a pre-requisite. You will be collaborating with many diverse groups at Apple.
  • The ideal candidate will be a self starter and highly motivated to be successful at Apple.

Apple is an equal opportunity employer that is committed to inclusion and diversity. We seek to promote equal opportunity for all applicants without regard to race, color, religion, sex, sexual orientation, gender identity, national origin, disability, Veteran status, or other legally protected characteristics. Learn more about your EEO rights as an applicant .

Apple accepts applications to this posting on an ongoing basis.

#J-18808-Ljbffr
To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)

Job Posting Language
Employment Category
Education (minimum level)
Filters
Education Level
Experience Level (years)
Posted in last:
Salary