×
Register Here to Apply for Jobs or Post Jobs. X

CPU Formal Verification Engineer

Job in Austin, Travis County, Texas, 78716, USA
Listing for: Intel Corporation
Full Time position
Listed on 2026-01-12
Job specializations:
  • Engineering
    Systems Engineer, Software Engineer, Electronics Engineer
Salary/Wage Range or Industry Benchmark: 80000 - 100000 USD Yearly USD 80000.00 100000.00 YEAR
Job Description & How to Apply Below

CPU Formal Verification Engineer

Intel Corporation

Job Summary:

Join Intel's Silicon Engineering Group (SiG) to architect the future of server computing. Your expertise will directly impact next-generation server CPUs powering cloud infrastructure, AI workloads, and enterprise computing worldwide, working with industry-leading process technologies.

Responsibilities
  • Conduct verification of IP and/or SoC microarchitecture using formal verification tools, methodologies, and technologies based on model checking and equivalence checking algorithms.
  • Create comprehensive formal verification test and coverage plans including definition of formal verification scope, strategy, and techniques.
  • Create abstraction models for convergence on the design, carve out the right boundaries for the design, and track, verify, and apply abstraction techniques.
  • Develop formal proofs to implement the verification plan, review the completed proofs, and develop new formal verification methodologies.
  • Perform convergence on design by creating formal verification methodology, abstraction, and simulation techniques.
  • Find and implement corrective measures to resolve failing tests.
  • Collaborate with architects, RTL developers, and physical design teams to improve verification of complex architectural and microarchitectural features.
  • Document test plans and drive technical reviews of plans and proofs with design and architecture teams.
  • Maintain and improve existing functional verification infrastructure and methodology.
  • Understand the binary decision diagram (BDD) and data flow graph (DFG) for data paths and resolve the BDD complexity on arithmetic.
  • Apply understanding of modeling architecture to simplify and model the problem and use tools to formally prove protocols and architectures.
The Mindset We're Seeking
  • Intellectual Curiosity – You question assumptions, dig deeper, and identify verification gaps others might miss.
  • Collaborative Excellence – You thrive in cross‑functional partnerships, working seamlessly with architects, designers, and fellow verification engineers.
  • Technical Leadership – You can distill complex formal verification concepts into clear, actionable insights for diverse technical audiences.
  • Adaptive Innovation – You pivot gracefully when designs evolve, turning challenges into opportunities for verification breakthroughs.
  • Results‑Driven Impact – You’re obsessed with delivering verification quality that gives Intel absolute confidence in our silicon.
Minimum Qualifications
  • B.S. in Computer Engineering, Electrical Engineering or any STEM Degree with 6+ years of experience (specified below).
  • M.S. in Computer Engineering, Electrical Engineering or any STEM Degree with 4+ years of experience (specified below).
  • PhD in Computer Engineering, Electrical Engineering or any STEM Degree with 6+ months of experience (specified below).
  • Experience includes the following areas:
    • Computer architecture knowledge with emphasis on out‑of‑order processor execution, memory hierarchy, and memory management.
    • Hands‑on experience with industry‑standard formal verification tools such as Jasper Gold, Questa Formal, VC Formal.
    • Experience with formal abstractions and other complexity‑reduction techniques.
    • Experience with a hardware modeling language, such as Verilog, VHDL, or System Verilog and industry‑standard logic simulation tools.
    • Experience in assertion writing, checker development, coverage analysis, failure debug, root‑cause analysis.
Preferred Qualifications
  • Knowledge of Intel Architecture ISA and system architecture, x86 assembly language.
  • Post‑silicon debug and analysis.
  • Research publications, patent filings, or other evidence of personal technical innovation in validation methodology advancement.
  • Experience with applying sequential equivalence checking in complex micro‑architectures.
  • Programming experience in at least one language: C/C++, Perl, Python, Ruby, Java, TCL, etc.
  • Intel or industry experience in pre‑silicon verification of CPU cores, including specific areas of technical ownership/expertise relevant to CPUs.
Job Type

Experienced Hire

Shift

Shift 1 (United States of America)

Primary Location

US, Oregon, Hillsboro

Additional Locations

US, California, Santa…

To View & Apply for jobs on this site that accept applications from your location or country, tap the button below to make a Search.
(If this job is in fact in your jurisdiction, then you may be using a Proxy or VPN to access this site, and to progress further, you should change your connectivity to another mobile device or PC).
 
 
 
Search for further Jobs Here:
(Try combinations for better Results! Or enter less keywords for broader Results)
Location
Increase/decrease your Search Radius (miles)

Job Posting Language
Employment Category
Education (minimum level)
Filters
Education Level
Experience Level (years)
Posted in last:
Salary