Server Chipset Power Engineer

Overview

Join to apply for the Server Chipset Power Engineer role at Qualcomm

2 days ago Be among the first 25 applicants

Get AI-powered advice on this job and more exclusive features.

Hiring in Multiple loctaions:
Austin;
Portland;
Santa Clara;
San Diego

Qualcomm Data Center team is developing High performance, Energy efficient server solution for data center applications. We are looking for highly talented, innovative, teamwork-oriented individuals for our cutting-edge technology work!

We are dedicated to transforming the industry by reimagining silicon and developing next-generation computing platforms. By joining our team, you’ll collaborate with world-class engineers to create innovative solutions that push the limits of performance, energy efficiency, and scalability. Our focus is on developing server-class high performance solutions that are highly optimized for the needs of the server product.

We are seeking a highly experienced Server Chipset Power Engineer to join our team. If you possess a deep understanding of Server SoC designs and have a passion for architecting and designing complex, high performance and low power designs at advanced process nodes, we would be pleased to hear from you. This critical role involves estimation, analysis and optimization of Power, Performance and Thermal metrics of Server chipset.

The ideal candidate will have extensive knowledge of CPU and SoC power estimation methodologies and modeling of workloads for datacenter SoCs. The candidate is expected to work with cross-functional teams to develop models for chipset power and optimize hardware and software to meet product KPIs. Strong analytical, problem-solving, and communication skills are essential for excelling in this position.

• Bachelor's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field and 8+ years of Hardware Engineering, Software Engineering, Electrical Engineering, Systems Engineering, or related work experience.
• OR Master's degree in Electrical Engineering, Computer Engineering, Computer Science, or related field and 7+ years of Hardware Engineering, Software Engineering, Electrical Engineering, Systems Engineering, or related work experience.
• OR PhD in Electrical Engineering, Computer Engineering, Computer Science, or related field and 6+ years of Hardware Engineering, Software Engineering, Electrical Engineering, Systems Engineering, or related work experience.

• Over 10 years of experience in a combination of power estimation, modeling and optimization of CPU and/or SoCs, and at least 5 years of experience with a high-performance server chip
• Strong expertise in power management of a high-performance system including management of active power, idle low power and silicon/system limits
• Strong fundamentals in digital ASIC design and power of CMOS circuits
• Strong technical documentation skills, along with excellent written and verbal communication abilities
• Master's in Computer Science/Engineering, Electrical Engineering, or related field with 15 years of experience in low power design and optimization
• Experience in design and/or analysis of low power features at SoC, chipset and platform level
• Experience in hardware and software co-design of optimizations for low power features
• Experience in power delivery systems including multi-phase bucks and LDOs
• Experience in modeling peak current transients of the various IPs in the system
• Strong understanding of silicon test methodologies for power and thermal optimization
• Proven track record in hyperscale data center solutions
• Familiarity with high performance and low power design techniques

• Develop end-to-end power modeling framework to support server use cases.
• Perform tradeoff analysis for various workloads / usecases.
• Identify gaps relative to targets and propose feature enhancements to meet product KPIs.
• Collaborate with IP, SoC and Platform power and thermal engineers to optimize KPIs of the system
• Must have good communication skills and able to work in dynamic environment with top level engineers…